Introduction
With increasing complexity in systems design with increased levels of integration densities in digital design, better and more effective methods of testing to ensure reliable operations of chips, mainstay of today's many sophisticated systems, are required. The concept of testing has a broad applicability, and finding highly efficient testing techniques that ensure correct system performance has assumed significant importance [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] . The conventional testing technique of digital circuits requires application of test patterns generated by a test generator ( TPG ) to the circuit under test ( CUT ) and comparing the responses with known correct responses. However for large circuits, because of higher storage requirements for the fault-free responses the test procedure becomes rather expensive and thus alternative approaches are sought to minimize the amount of needed storage. Built-in self-testing ( BIST ) is a design approach that provide the capability of solving many of the problems otherwise encountered in testing digital systems. It combines concepts of both built-in test ( BIT ) and self-test ( ST ) in one termed built-in self-test ( BIST ). In BIST, test generation, test application and response verification are all accomplished through built-in hardware, which allows different parts of a chip to be tested in parallel, reducing the required testing time besides eliminating the need for external test equipments. A typical BIST environment uses a test pattern generator ( TPG ) that sends its outputs to a circuit under test ( CUT ) and output streams from the CUT are fed into a test data analyzer. A fault is detected if the circuit response is different from that of the fault-free circuit. The test data analyzer is comprised of a response compaction unit ( RCU ), a storage for the fault-free response of the CUT and a comparator.
In order to reduce the amount of data represented by the fault-free and the faulty CUT responses, data compression is used to create signatures from the CUT and its corresponding fault-free circuit. BIST techniques use pseudorandom, pseudoexhaustive or even exhaustive test patterns or sometimes on-chip storing of reduced test sets. The response compaction unit can be divided into : a space compression unit and a time compression unit. In general, s responses coming out of a CUT are first fed into a space compressor, providing t output streams such that t << s. Most often, test responses are compressed into only one sequence ( t = 1 ). Space compression brings a solution to the problem of achieving high quality built-in self-testing of complex circuits without the necessity of monitoring a large number of internal test points, thereby reducing both testing time and area overhead by merging test sequences coming from these internal test points into a single bit stream. This single bit stream of length r is next fed into a time compressor and eventually a shorter sequence of length q , q < r , is obtained at the output.
The extra logic representing the compression circuit must be as simple as possible, to be easily embedded within the CUT, and should not introduce signal delays to affect either the test execution time or the normal functionality of the CUT. Besides, the length of the signature must be as short as possible in order to minimize the amount of memory required to store the fault-free responses. In addition, signatures derived from faulty output responses and their corresponding fault-free signatures should not be the same, which unfortunately is not always the case. A fundamental problem with compression techniques is hence error masking or aliasing [ 13 ] , which occurs when the signatures from faulty output responses map into fault-free signatures. Aliasing causes loss of information, which in turn affects the test quality of BIST and reduces the fault coverage. Several methods have been proposed in the literature for computing the aliasing probability of which the exact computation is known to be NP-hard.
This paper considers the general problem of designing and analyzing efficient space compression techniques for built-in selftesting of VLSI circuits using compact test sets. The techniques are based on identifying certain inherent properties of the test output responses of the CUT and the knowledge of failure probabilities. The generalized mergeability criteria of output sequences are developed utilizing the concepts of Hamming distance, sequence weights, cover table and frequency ordering for an arbitrary number of outputs and the effect of failure probabilities on the mergeability criteria is analyzed as well. The techniques proposed achieve a very high fault coverage for single stuck-line faults, with low CPU simulation time, and acceptable hardware overhead, as evident from extensive simulation results on ISCAS 85 combinational benchmark circuits, under conditions of both stochastic independence and dependence of single and multiple line errors.
Mathematical Basis
Let Ψ1,Ψ2, …, ΨN represent N output sequences of length LS, where the length is the number of bit positions in Ψi , i = 1,2, …,N.
The first-order 1-weight is the number of 1s in a sequence of length LS. Similarly, the first-order 0-weight is the number of 0s in the sequence. We can extend the concept of 1-weight and 0-weight to deal with N sequences Ψ1, Ψ2, …, ΨN .
Nth-order 1-weight For N sequences Ψ1, Ψ2, …, ΨN , each of length LS, let the sequences have 1s in m identical bit positions ( the sequences each might have 1s in other positions besides these m positions ). Then, the Nth-order 1-weight of the sequences in the group is given by the number of bit positions in which all the N sequences have 1s, which is m in this case. Nth -order 0-weight For N sequences Ψ1, Ψ2, …, ΨN , each of length LS , the Nth-order 0-weight is defined in the same way as the Nth-order 1-weight and corresponds to the number of bit positions in which all the N sequences have 0s.
Example 2 Consider three sequences of length LS = 12 as given : Ψ1 = { 1111 0010 1010 }, Ψ2 = { 1111 0111 0110 }, and Ψ3 = { 1111 0101 1010 }. The third-order 1-weight of Ψ1, Ψ2, and Ψ3 is w31 = 5 since the sequences Ψ1, Ψ2, and Ψ3 agree in bit positions 2,9,10,11,12 having 1s ( counting from right ). Note that each of the sequences Ψ1, Ψ2, and Ψ3 has 1s in other bit positions besides bit positions 2,9,10,11,12. The thirdorder 0-weight is w30 = 2 since all three sequences have 0s in bit positions 1 and 8 ( counting from right ).
We will denote an Nth-order 1-weight by wN1 and an Nthorder 0-weight by wN0, where the first subscript in each case corresponds to the sequence number or order, while the second subscript gives the binary digit corresponding to the weight.
Nth-order derived sequences
For N sequences Ψ1, Ψ2, …, ΨN , each of length LS, the Nth-order derived sequences, denoted byΨ'1, Ψ'2, …, Ψ'N respectively, are obtained by deleting the bit positions in which at least two of the sequences differ and replacing the bit positions with a dash (-).
Example 3 For the three sequences Ψ1, Ψ2, and Ψ3 of the previous example, we have the derived sequences : Ψ'1 = { 1111 0-----10 }, Ψ'2 = { 1111 0 -----10 }, and Ψ'3 = { 1111 0 -----10 }. For these derived sequences, we have w'31 = 5 and w'30 = 2.
Property 2 If the Nth-order 1-weight is w'N1 and the Nth-order 0-weight is w'N0 of the N derived sequences in a bundle, then LS = w'N1 + w'N0 + R, where R is the number of bit positions in which at least two of the sequences in the bundle have different entries and, the corresponding set of derived sequences have dash ( -) entries.
We now introduce the concepts of 1-cover table and 0-cover table and frequency ordering. In this table, all bit positions in a row, and below each of the bit position make an entry, the name of the sequence, if its value in this bit position is 1. Each of the columns headed by a specific bit position will then give a collection of the name of sequences which bit value is 1 in this particular bit position. Such a table will be called a 1-covertable. In this table, all bit positions in a row, and below each of the bit position make an entry, the name of the sequence, if its value in this bit position is 0. Each of the columns headed by a specific bit position will then give a collection of the name of sequences which bit value is 0 in this particular bit position. Such a table will be called a 0-cover-table [ 14 ] . 
1-cover table

0-cover table
ψ 8 Table 1 . 1-cover-table. Example 5 Consider the 1-cover-table as given above. We find the one-frequency ordering of the literals ψ 1 , ψ 2 , ψ 3 , ψ 4 , ψ 5 , ψ 6 , ψ 7 , ψ 8 as follows :
Bit position
Consider the 0-cover-table now. We find the zero-frequency ordering of the literals ψ 1 , ψ 2 , ψ 3 , ψ 4 , ψ 6 , ψ 7 , ψ 8 as follows :
Let W 1 N : number of matching 1s in the same bit positions of all candidate sequences, W 0 N : number of matching 0s in the same bit positions of all candidate sequences while R : residue. Then we can give the generalized mergeability criteria as given below. When W 1 N ≥ L s /2, the number of candidate sequences( S1 ) should be as many as possible.
Generalized mergeability criteria :
If one_maxgroup in frequency ordering is found, go to step A.4).
To find maxgroup, see the subalgorithm. A.4) According to mergeability criteria 1), merge the candidate sequences in the max_group from step A.3) by AND gate. A.5) Store the output sequences merged by AND gate and discard the candidate sequences in the input sequences.
A.6) Repeat steps A.1), A.2), A.3), A.4) and A.5), try to find the other sequence groups that can be merged by AND gate at the same level until all sequences are exhausted.
Go to step B.
B. Find the candidate sequences in the original sequences to merge by gate OR
B.1) For all input sequences(excluding the discarded sequences), set up 0-cover- If the zero_maxgroup in frequency ordering is found, go to step B.4).
To find maxgroup, see the subalgorithm. B.4) According to mergeability criteria 2), merge the candidate sequences in the max_group from step B.3) by OR gate. B.5) Store the output sequences merged by OR gate and discard the candidate sequences in the input sequences. B.6) Repeat steps B.1), B.2), B.3), B.4) and B.5), try to find the other sequence groups that can be merged by OR gate at the same level until all sequences are exhausted.
Go to step C.
C. For the remaining sequences merged by gate XOR
In this step, the remaining sequences are the sequences which cannot be merged by either gate AND or gate OR at the same level. Store the output sequences merged by gate XOR, and discard these sequences.
D.
Set the output sequences merged by AND, OR, XOR gates in the previous level as the new original input sequences, repeat steps A, B and C until a single output sequence is obtained.
The case of stochastic dependence of line errors is slightly more involved and discussed in a separate paper.
Simulation results on ISCAS 85 benchmark circuits using ATALANTA, FSIM and COMPACTEST show good fault coverage with relatively low CPU time and acceptable hardware overhead. 
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